Return to home page
Searching: Muskingum library catalog
We are currently experiencing delivery delays for items requested from other institutions while transitioning to a new statewide delivery service. Please contact your library with questions or advice about alternative resources. Thank you for your patience!
  Previous Record Previous Item Next Item Next Record
  Reviews, Summaries, etc...
EBOOK
Author Dillinger, Thomas E., 1956-
Title VLSI design methodology development / Thomas Dillinger.
Imprint [Place of publication not identified] : Pearson Education, [2019]
2019

LOCATION CALL # STATUS MESSAGE
 OHIOLINK SAFARI EBOOKS    ONLINE  
View online
LOCATION CALL # STATUS MESSAGE
 OHIOLINK SAFARI EBOOKS    ONLINE  
View online
Author Dillinger, Thomas E., 1956-
Subject Integrated circuits -- Very large scale integration.
Integrated circuits -- Very large scale integration -- Testing.
Microelectronics.
Add Title Very large scale integration design methodology development
Description 1 online resource (1 volume) : illustrations
Note Description based on online resource; title from title page (Safari, viewed July 16, 2019).
Bibliography Note Includes bibliographical references and index.
Summary The Complete, Modern Tutorial on Practical VLSI Chip Design, Validation, and Analysis As microelectronics engineers design complex chips using existing circuit libraries, they must ensure correct logical, physical, and electrical properties, and prepare for reliable foundry fabrication. VLSI Design Methodology Development focuses on the design and analysis steps needed to perform these tasks and successfully complete a modern chip design. Microprocessor design authority Tom Dillinger carefully introduces core concepts, and then guides engineers through modeling, functional design validation, design implementation, electrical analysis, and release to manufacturing. Writing from the engineer's perspective, he covers underlying EDA tool algorithms, flows, criteria for assessing project status, and key tradeoffs and interdependencies. This fresh and accessible tutorial will be valuable to all VLSI system designers, senior undergraduate or graduate students of microelectronics design, and companies offering internal courses for engineers at all levels. Reflect complexity, cost, resources, and schedules in planning a chip design project Perform hierarchical design decomposition, floorplanning, and physical integration, addressing DFT, DFM, and DFY requirements Model functionality and behavior, validate designs, and verify formal equivalency Apply EDA tools for logic synthesis, placement, and routing Analyze timing, noise, power, and electrical issues Prepare for manufacturing release and bring-up, from mastering ECOs to qualification This guide is for all VLSI system designers, senior undergraduate or graduate students of microelectronics design, and companies offering internal courses for engineers at all levels. It is applicable to engineering teams undertaking new projects and migrating existing designs to new technologies.
ISBN 9780135657645
0135657644
9780135732410
OCLC # 1108874731



If you experience difficulty accessing or navigating this content, please contact the OPAL Support Team