Return to home page
Searching: Otterbein library catalog
We are currently experiencing delivery delays for items requested from other institutions while transitioning to a new statewide delivery service. Please contact your library with questions or advice about alternative resources. Thank you for your patience!
  Previous Record Previous Item Next Item Next Record
  Reviews, Summaries, etc...
EBOOK
Author Goli, Mehran.
Title Automated analysis of virtual prototypes at the electronic system level : design understanding and applications / Mehran Goli, Rolf Drechsler.
Imprint Cham : Springer, 2020.

LOCATION CALL # STATUS MESSAGE
 OHIOLINK SPRINGER EBOOKS    ONLINE  
View online
LOCATION CALL # STATUS MESSAGE
 OHIOLINK SPRINGER EBOOKS    ONLINE  
View online
Author Goli, Mehran.
Subject Prototypes, Engineering.
Alt Name Drechsler, Rolf.
Description 1 online resource
Bibliography Note Includes bibliographical references and index.
Contents Chapter 1. Introduction -- Chapter 2. Background -- Chapter 3. Design Understanding Methodology -- Chapter 4. Application I: Verification -- Chapter 5. Application II: Security Validation -- Chapter 6. Application III: Design Space Exploration -- Chapter 7. Conclusion.
Summary This book describes a set of SystemC-based virtual prototype analysis methodologies, including design understanding, verification, security validation, and design space exploration. Readers will gain an overview of the latest research results in the field of Electronic Design Automation (EDA) at the Electronic System Level (ESL). The methodologies discussed enable readers to tackle easily key tasks and applications in the design process. Provides an extensive introduction to the field of SystemC-based virtual prototype (VP) analysis at the electronic system level; Describes a design understanding methodology from both debugger-based and compiler-based perspectives; Illustrates a semi-formal verification approach to check the validity of a given VP against its specification, user-defined rules and protocol; Discusses a security validation approach to validate the run-time behavior of a given VP-based SoC against security threat models, such as information leakage (confidentiality) and unauthorized access to data in a memory (integrity); Describes a design space exploration approach for SystemC-based VPs to guide designers to know under which error limits, different portions of a given VP can be approximated at different granularity levels.
ISBN 9783030442828 (electronic bk.)
3030442829 (electronic bk.)
3030442810
9783030442811
ISBN/ISSN 10.1007/978-3-030-44
OCLC # 1153532045
Additional Format Original 3030442810 9783030442811 (OCoLC)1142509897.



If you experience difficulty accessing or navigating this content, please contact the OPAL Support Team