Return to home page
Searching: Bluffton library catalog
While many OPAL libraries have resumed lending and borrowing, some continue to operate at reduced service levels or limit in-person use to their campus community. Note that pickup services and procedures may differ between libraries. Please contact your library regarding open hours, pickup procedures, specific requests, or other assistance.
  Previous Record Previous Item Next Item Next Record
  Reviews, Summaries, etc...
EBOOK
Author Zimpeck, Alexandra,
Title Mitigating process variability and soft errors at circuit-level for FinFETs / Alexandra Zimpeck, Cristina Meinhardt, Laurent Artola, Ricardo Reis.
Imprint Cham : Springer, [2021]

LOCATION CALL # STATUS MESSAGE
 OHIOLINK SPRINGER EBOOKS    ONLINE  
View online
LOCATION CALL # STATUS MESSAGE
 OHIOLINK SPRINGER EBOOKS    ONLINE  
View online
Author Zimpeck, Alexandra,
Subject Field-effect transistors -- Design and construction.
Field-effect transistors -- Reliability.
Soft errors (Computer science)
Alt Name Meinhardt, Cristina,
Artola, Laurent,
Reis, Ricardo A. L. (Ricardo Augusto da Luz),
Description 1 online resource
Bibliography Note Includes bibliographical references and index.
Summary This book evaluates the influence of process variations (e.g. work-function fluctuations) and radiation-induced soft errors in a set of logic cells using FinFET technology, considering the 7nm technological node as a case study. Moreover, for accurate soft error estimation, the authors adopt a radiation event generator tool (MUSCA SEP3), which deals both with layout features and electrical properties of devices. The authors also explore four circuit-level techniques (e.g. transistor reordering, decoupling cells, Schmitt Trigger, and sleep transistor) as alternatives to attenuate the unwanted effects on FinFET logic cells. This book also evaluates the mitigation tendency when different levels of process variation, transistor sizing, and radiation particle characteristics are applied in the design. An overall comparison of all methods addressed by this work is provided allowing to trace a trade-off between the reliability gains and the design penalties of each approach regarding the area, performance, power consumption, single event transient (SET) pulse width, and SET cross-section. Explains how to measure the influence of process variability (e.g. work-function fluctuations) and radiation-induced soft errors in FinFET logic cells; Enables designers to improve the robustness of FinFET integrated circuits without focusing on manufacturing adjustments; Discusses the benefits and downsides of using circuit-level approaches such as transistor reordering, decoupling cells, Schmitt Trigger, and sleep transistor for mitigating the impact of process variability and soft errors; Evaluates the techniques described in the context of different test scenarios: distinct levels of process variations, transistor sizing, and different radiation features; Helps readers identify the best circuit design considering the target application and design requirements like area constraints or power/delay limitations.
Contents Chapter 1. Introduction -- Chapter 2. FinFET Technology -- Chapter 3. Reliability Challenges in FinFETs -- Chapter 4. Circuit-Level Mitigation Approaches -- Chapter 5. Evaluation Methodology -- Chapter 6. Process Variability Mitigation -- Chapter 7. Soft Error Mitigation -- Chapter 8. General Trade-offs -- Chapter 9. Final Remarks.
Note Online resource; title from PDF title page (SpringerLink, viewed April 13, 2021).
ISBN 9783030683689 (electronic bk.)
3030683680 (electronic bk.)
9783030683672
3030683672
ISBN/ISSN 10.1007/978-3-030-68368-9
OCLC # 1241732298
Additional Format Original 3030683672 9783030683672 (OCoLC)1228316666


If you experience difficulty accessing or navigating this content, please contact the OPAL Support Team